可訂購部件
型號 | 可訂購的器件編號 | 訂購代碼(12NC) | 封裝 | 從經(jīng)銷商處購買 |
---|---|---|---|---|
74AHC74BQ | 74AHC74BQ,115 | 935278807115 | SOT762-1 | 訂單產品 |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more informationDual D-type flip-flop with set and reset; positive-edge trigger
The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low?-?Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.
The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs (CP), set inputs (SD) and reset inputs (RD). It also has complementary outputs (Q and Q).
The set and reset are asynchronous active LOW inputs that operate independent of the clock input. Information on the data input is transferred to the Q output on the LOW to HIGH transition of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock transition for predictable operation.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
Balanced propagation delays
All inputs have Schmitt-trigger actions
Inputs accept voltages higher than VCC
Input levels:
For 74AHC74: CMOS level
For 74AHCT74: TTL level
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
型號 | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | fmax (MHz) | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|
74AHC74BQ | 2.0?-?5.5 | CMOS | ± 8 | 3.7 | 170 | low | -40~125 | 106 | 20.9 | 74 | DHVQFN14 |
Model Name | 描述 |
---|---|
|
型號 | 可訂購的器件編號,(訂購碼(12NC)) | 狀態(tài) | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
---|---|---|---|---|---|---|---|
74AHC74BQ | 74AHC74BQ,115 (935278807115) |
Active | AHC74 |
DHVQFN14 (SOT762-1) |
SOT762-1 | SOT762-1_115 |
文件名稱 | 標題 | 類型 | 日期 |
---|---|---|---|
74AHC_AHCT74 | Dual D-type flip-flop with set and reset; positive-edge trigger | Data sheet | 2024-03-07 |
AN11106 | Pin FMEA for AHC/AHCT family | Application note | 2019-01-09 |
SOT762-1 | 3D model for products with SOT762-1 package | Design support | 2019-10-03 |
ahc74 | ahc74 IBIS model | IBIS model | 2013-04-08 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
DHVQFN14_SOT762-1_mk | plastic, dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; 0.5 mm pitch; 2.5 mm x 3 mm x 0.85 mm body | Marcom graphics | 2017-01-28 |
SOT762-1 | plastic, leadless dual in-line compatible thermal enhanced very thin quad flat package; 14 terminals; 0.5 mm pitch; 2.5 x 3 x 1 mm body | Package information | 2023-04-05 |
SOT762-1_115 | DHVQFN14; Reel pack for SMD, 7"; Q1/T1 product orientation | Packing information | 2020-04-21 |
74AHC74BQ_Nexperia_Product_Reliability | 74AHC74BQ Nexperia Product Reliability | Quality document | 2024-06-16 |
型號 | Orderable part number | Ordering code (12NC) | 狀態(tài) | 包裝 | Packing Quantity | 在線購買 |
---|---|---|---|---|---|---|
74AHC74BQ | 74AHC74BQ,115 | 935278807115 | Active | SOT762-1_115 | 3,000 | 訂單產品 |
作為 Nexperia 的客戶,您可以通過我們的銷售機構訂購樣品。
如果您沒有 Nexperia 的直接賬戶,我們的全球和地區(qū)分銷商網(wǎng)絡可為您提供 Nexperia 樣品支持。查看官方經(jīng)銷商列表。
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.